

12

EUROPEAN PATENT APPLICATION

21 Application number: 87104081.2

51 Int. Cl.³: H 04 Q 3/52

22 Date of filing: 20.03.87

30 Priority: 11.04.86 US 850793

43 Date of publication of application:
14.10.87 Bulletin 87/42

84 Designated Contracting States:
DE FR GB IT


71 Applicant: International Business Machines Corporation
Old Orchard Road
Armonk, N.Y. 10504(US)

72 Inventor: Larsen, Thor Arne
17 Niles Drive
Woodstock, N.Y. 12498(US)

74 Representative: Ekström, Gösta E.
IBM Svenska AB Intellectual Property Department Box
962
S-181 09 Lidingö(SE)

54 Current steering cross-point switch matrix.

57 A cross-point switch matrix comprises a matrix of identical chips interconnected in a regular pattern on a ceramic multi-layer card. to reduce power and space on the chip, the row drivers comprise current sources, while the X-Y connect circuits in the matrix are replaced with current steering switches, i.e., transistors.



CURRENT STEERING CROSS-POINT SWITCH MATRIX

The invention relates to electronic switching systems and more particularly to a dynamic cross-point switching matrix using current steering techniques.

A cross-point switching matrix provides for switching and interconnection between data lines or ports. For purposes of description, a port consists of two signal lines, one for receiving data and the other transmitting data. In a cross-point switching matrix, the lines are configured in an orthogonal arrangement of rows and columns. The intersection between a row and column is called a cross-point, and the control switch at each cross-point is designated a cross-point switch. The control switch may comprise a thyristor, a latch, a transistor or a gate, and in turn, is controlled by external control signals. Once a control switch has been activated, the selected input and output lines are connected by a low impedance path, while any non-selected switches present a high impedance path to the row and column to which they are attached. One example of a switching matrix of this type is shown in EPO patent application 841112840 to which reference is made.

While cross-point switches have a long history in the telephone art starting with electro-mechanical stepping and rotary switches, conventional electronic cross-point switches, such as the transistor switches heretofore noted, have several limitations including complex circuitry and high power requirements. A substantial amount of control circuitry is normally required to selectively switch between ports which, in integrated circuitry, requires considerable area on a silicon chip. In addition to the space

limitations described above, such cross-point switching circuits consume significant power whether or not they are performing a connection. It is toward the solution of these problems that the present invention is directed.

5

The instant invention is directed to a dynamic cross-point switching matrix adapted to selectively interconnect an input to an output port by means of a plurality of identical chips interconnected in a matrix pattern on a ceramic or an organic multi-layer card. A single-sided cross-point switch system requires row-driver and receiver functions, i.e., each port consists of a row-driver plus a row-receiver on separate horizontal axes and steering or connect circuits to the vertical axis. Only one intersection in a given row can be selected at any given time, while a maximum of two switches are required for a selected column. By converting the row drivers to current sources and replacing the cross-point intersections with current steering switches, i.e., transistors, and then re-converting the current to voltage at the row-receivers, the cross-point array has been significantly simplified. Voltage to current and current to voltage conversion is employed to convert the digital input signals to matrix signals, while emitter coupled logic (ECL) circuitry is utilized for high performance operation. Note also that the

10

15

20

25

nature of a current steering array with small voltage excursion, thereby small required capacitance charging currents, result in a very high performance array.

5 Significant power savings are affected because the only cross-point switches (transistors) that dissipate power are those selected and thereby chip power is significantly reduced, allowing optimum utilization of dense packaging on ceramic or organic cards.

10 The simplicity of the cross-point switching circuitry allows higher functional density.
The invention, which is defined in the attached claims, is described in detail below with reference to the attached drawings, of which,

15 Fig. 1 is a schematic diagram of a conventional cross-point switching matrix.

Fig. 2 is a block diagram of the switching network utilized with the present invention.

Fig. 3 is a block diagram of a port to port cross-point switching matrix system.

20 Fig. 4 is a block diagram of the circuit implementation of the preferred embodiment of the present invention.

Fig. 5 is a circuit schematic of the current steering array, the voltage to current and current to voltage converters.

5 Before proceeding with a detailed description of the present invention, a general description of prior art cross-point switching circuits will assist in an understanding of the instant invention. Referring to Fig. 1, an 8 x 8 cross-point switching matrix is comprised of
10 horizontal lines or ports $A_0 - A_7$ and vertical lines or ports $B_0 - B_7$. At each A/B intersection is located a control switch such as switch 12 between input line A_0 output line B_1 . While disclosed as unidirectional devices or diodes to facilitate an understanding of the cross-point
15 function, the matrix switches in fact comprise thyristors, latches, transistors or gates, controlled by external control signals. Once a switch such as switch 12 has been activated, input line A_0 is connected to output line B_1 by a low impedance path through the switch. On the other hand,
20 any switch which has not been turned on presents a high impedance path. As previously described, the intersection between a row and column is called a cross-point and the associated switch designated a cross-point switch. While a unidirectional cross-point switch is illustrated in Fig. 1,
25 bi-directional switches may also be employed which allows



data-flow in both directions. In a full duplex mode, current flow in the pair of conductors comprising a port connection will be opposite directions.

The switch represented in Fig. 1 is known in the art as a two-sided switch, i.e., lines on one side of the switch ($A_0 - A_7$) are connected to lines on the other side of the switch $B_0 - B_7$. A one sided switch is one in which the columns are not necessarily connected to external lines but serve only for internal connection and serve to interconnect the lines $A_0 - A_7$ to each other by using conductors $B_0 - B_7$ as interconnecting lines. For a further description of the prior art and particularly that shown in Fig. 1, reference is made to the aforereferenced EPO application.

The problems associated with cross-point switching matrices such as shown in Fig. 1 have been described, and include circuit complexity, chip area requirements depending on integrated circuit implementation and high power dissipation.

Referring now to Fig. 2, there is illustrated in block schematic form a preferred embodiment of a system implementation of a cross-point switching matrix and its associated controls. An array of switching matrices is formed on four separate chips 60, 62, 64 and 65. If the ports $A_0 - A_7$ are to be selectively interconnected to ports

$B_0 - B_7$, it is required that individual cross-point switches such as 12, 14, 16, 18 (Fig. 1) be turned on or selected. This is accomplished by means of a control bus 56 which originates, for example, from a controller 71. The purpose of the cross-point switch is to selectively connect any one port to any other port by means of the matrices of identical chips 60, 62, 64 and 65 interconnected in a regular pattern on a ceramic multi-layer card. Alternatively, identical modules could be mounted on an organic card.

As previously described, each port connection consists of two signal lines, one sending and one receiving. Whenever there is a need to go from a horizontal to a vertical path or vice versa, the connections must be made through a chip via the cross-point connections. Thus each port is fully duplexed, while the chip to chip connections consist of a bi-directional driver function.

While the system implementation in Fig. 1 illustrates a square 8 x 8 cross-point switch matrix for ease of description, it will be appreciated that, in practice, a rectangular matrix having more or less drive lines than columns may be employed. For a one-sided switch with n ports, $n/2$ columns are required to provide full conductivity between the horizontal data lines. Thus switching matrices 64, 65 are connected to the same rows as matrices 60 and 62 respectively. Only with the above described ratio of ports

to columns will the system be non-blocking, so that there will always be cross-points available if all the lines are being used. Typical line configurations per chip would be 16 rows x 8 columns per chip, with a packaging density of 32 rows x 16 columns for the four chip card package. One advantage of this configuration is that additional switching matrices can be added as required to accommodate system growth. The switching chips 64, 65 can also function as redundancy and/or fault tolerance in matrices 60, 62. For additional details relative to Fig. 2, references is made to the foregoing referenced EPO application.

As previously indicated, an aspect of the present invention is to make the row drivers current sources and to replace the X-Y connect circuits with current steering switches, i.e., transistors. Referring to Fig. 3, there is illustrated a block logic diagram of a port to port cross-point switching system. As previously indicated, each port is fully duplexed, i.e., has an incoming and outgoing transmission on separate lines, while the chip to chip connection consists of a bi-directional driver function. Three bit column address signals are applied to column select decoder 51, which selects one of eight outputs C_1 - C_8 , each decoder stage having an associated latch. In the embodiment of the invention illustrated in Fig. 3, a configuration of 16 rows and 8 columns for each of 4 chips

is employed for a total of 32 rows and 16 columns. Four row address lines are connected to each source row select circuits 53, 55, 57, each of which has 16 outputs. The outputs $C_1 - C_8$ from the column select decoder 51 select the specific row from the associated row select circuit 53, 55, 57.

While the above described circuitry represents the source address data, four row address lines connected to row select circuits 63, 65, 67 represent the destination address circuitry. The four circuits labeled A, B, C, D perform the function of interconnecting selected rows to a column. These circuits implemented for a conventional high performance application are preferably emitter coupled logic (ECL) and, as such, consume power whether they are performing a connection or not. However, as more fully described hereinafter, they are implemented as current driving and steering circuitry and only the selected switches consume power in the "on" condition.

Referring now to Fig. 4, the system concept is illustrated in block schematic form. For purposes of illustration, a 2 x 2 cross-point matrix is again illustrated, it being appreciated that the remaining connections in the cross-point switch will be of identical construction. As previously described, one of the basic aspects of the instant invention is to make the row drivers

current sources and to replace the X Y connect circuits with current steering switches i.e., transistors. Since the invention is designed to operate in a voltage level environment in which both input and output signals are voltage levels, voltage to current and current to voltage conversion circuits are employed to translate the input voltage signals to current form and to retranslate the current into voltage form prior to sending it to the output port.

Returning to Fig. 4, digital input signals which may originate from a port or the like are applied to latch receivers 71 and 73 and are gated by the gate signal to latch circuits 75 and 77 respectively. As more fully described hereinafter, the outputs of latches 75 and 77 are applied to array current drivers 79 and 81 which essentially comprises the row drivers' current sources. On the receiving port area illustrated in the lower right portion of Fig. 4, the current signals which originate at array current drivers 79 and 81 are applied through the cross-point switch matrix to current to voltage converter circuits 87 and 89 where they are converted to digital signals then applied through latches 91, 93 to latch push-pull tri-state drivers 95 and 97 respectively as inputs to their associated port. The bus lines associated with driver 95, 97 can be in one of three states, selected up, selected down or providing a high impedance, i.e.,

essentially floating. Accordingly, tri-state push-pull driver circuits are employed. Similar current drivers, current to voltage converters and push-pull drivers are utilized to form the drive for column lines 101 and 103 respectively. The specific operation of the cross-points with respect to transistors A, B, C and D will be described relative to Fig. 5.

Referring now to Fig. 5, there is illustrated in schematic form details of the cross-point switch matrix chip illustrated in block form in Fig. 4 including details of the current steering matrix. The array or row current driver 79 (Fig. 4) comprises a current source T_1 and current steering transistor T_2 . The collector of T_2 is biased at 1.4 volts, and the input signal applied to the base of T_2 is the output from the latch circuit 75 in Fig. 4. Assuming port A is to be active, the receiver is gated on, which allows input A_1 to change states from a "up" (high voltage) level to a "down" (low voltage) level. A positive input level at T_1 keeps the source current flowing through T_2 and not through T_3 regardless of the input level of T_3 . When a row connection and a column connection are made, say T_3 and T_4 , both the row and column inputs are high, and all other row connecting devices are kept low as are all other column connections with common nodes to T_3 and T_4 . If the port signal is to propagate to another chip via chip to chip column driver, then transistor T_6 is on and T_4 is biased

off. With the T_3 , T_4 connection, the fall of input to transistor T_2 will cause the current through transistor T_1 to flow through T_3 , T_4 and resistor R_4 , dropping the input level to T_5 low. This voltage swing is determined by the appropriate selection of values of resistors R_1 and R_4 . The reduced voltage swings at the inputs of the current steering device, are easily created from the standard current switch design by adjusting the current source and collector resistance values. If the signal propagation path is from the column receiver to the port adapter via transistor T_4 , then the port array driver as well as T_3 is gated off. T_7 is biased on and with the transition of state of T_8 , current flow through T_7 and T_4 similarly changes state. This design approach, i.e., current steering, is only possible for applications where there is only ONE current steering switch selected on any one row at a time, and a maximum of two cross-points selected on a column.

Note that the only time the cross-point draws power is when it is on, and instead of being a complex current switch circuit, it is only a device. The circuitry used to implement this function is known in the art as a cascode circuit. The voltage levels to the two X/Y current steering switches in series must be adequately separated to ensure that neither device goes into saturation. Accordingly, the voltage swing swings at the bases of the steering transistors are reduced to 200 - 350 mv from the standard

800 mv ECL swing. The reduced voltage swing is permissible since the reference device, the device that shares the common emitter connection, is driven in the opposite direction. In net, the voltage differential of any two devices sharing a common emitter connection, one "on" and one "off" is ± 400 mv, which is the same differential as a standard current switch when the input is ± 800 mv and the reference is ground.

The power saving from the above described cross-point network is dramatic. Using the master slice approach of 4 gates per cross-point in switches of the prior art, a 16×8 array would require 512 gates. At the standard 7.5 milliwatts per gate, such an array would dissipate 3.8 watts. With the current steering approach utilized in the present invention, the power level of the array is approximately 800 milliwatts divided as follows. The current drivers would utilize 380 milliwatts, the voltage current converter 320 milliwatts and the array devices 100 milliwatts for a total of approximately 800 milliwatts. The reduction in power is even more dramatic for the 32×8 configuration. With the standard master slice approach, the matrix would dissipate 7.6 watts; with current steering less than 1.2 watts would be dissipated, a power savings greater than 600%.

There is a potential problem of high frequency instability associated with the current steering devices due to the capacitance load on the emitter (the multiple devices). This potential problem is easily remedied by a series resistance in the bases. Performance impact is only of concern with the current driver, but the impact, if any, should be minor. In summary, by the use of current drivers and current to voltage array receivers and the use of devices as cross-point switches dramatically reduces the power, significantly increases the density and improves the performance over the conventional implementation.

CLAIMS

- 1 1. A cross-point switching network comprising, in
2 combination:
3 a plurality of cross-point switching matrices, (60,62,64,65),
4 each of said switching matrices comprising a first and
5 second array of orthogonally disposed lines, and
6 means for selectively interconnecting a plurality of
7 ports through said first and second array (71,56),
8 said means including a control switch located at each
9 intersection of said first and second arrays (A,C,B,D),
10 said control switches functioning as current steering
11 devices between selected ports.
- 1 2. A switching network as defined in Claim 1 wherein said
2 means for selectively interconnecting said plurality of
3 ports thorough said first and second array includes port
4 conductors and bi-directional driving circuits.
- 1 3. A switching network as defined in Claim 2 wherein said
2 driving circuits comprise current sources and associated
3 latches.
- 1 4. A switching network as defined in Claim 1 wherein said
2 first array is for transmission and reception between ports

3 and said second array completes the interconnections between
4 port conductors.

1 5. A switching network as defined in Claim 3 including
2 voltage to current and current to voltage converters
3 connected between said ports and said first array.

1 6. A switching network of the type claimed in claim 1
2 wherein said switching matrices are formed on a plurality of
3 identical silicon chips.

1 7. A switching network of the type claimed in Claim 6
2 further including chip-to-chip interconnection means.

1 8. A switching network of the type claimed in Claim 7
2 wherein said chip-to-chip interconnection means comprises a
3 bi-directional driver function.

1 9. A switching network of the type claimed in Claim 1
2 wherein each of said external ports operates in a full
3 duplex mode.

FIG. 1

PRIOR ART






FIG. 2





0240805




FIG. 4

